Spin-based electronic devices currently have broad commercial applications to magnetic-field sensors and nonvolatile memory devices.
1,2 Semiconductor spin-based electronic devices 3 have been shown to permit switching, modulation, and gain, along with new functionality ͑principally nonvolatility and spin-selective properties͒. [4] [5] [6] [7] [8] As the management of active and leakage power dissipation is a key roadblock to scaling of traditional charge-based transistors beyond 2010, 9-11 assertions 1,3 that spin-based devices may permit lower-power operation through the incorporation of reconfigurable logic chips into devices, or lower-power spin-based switching, have attracted considerable attention. Despite this, no quantitative comparisons of the key elements of transistor power dissipation ͑the leakage current and gate switching energies͒ have been performed between spin-based insulated gate field effect transistors and charge-based metal oxide semiconductor field effect transistors ͑MOSFETs͒ ͑although Ref. 12 reports some narrowly focused calculations͒.
Here the performance of an individual spin transistor device is directly compared with current and future MOSFETs. This comparison relies on calculations of the leakage current and gate switching energy, in addition to the gate switching speed, source-drain saturation current, and gate capacitance for a spin transistor. The semiconductor roadmap 11 identifies three principal paths for complementary metal oxide semiconductor ͑CMOS͒ transistor structures: high-performance, low operating power, and low standby power designs. As our focus here is on fundamental power dissipation limits, the comparisons here will consider those CMOS transistors with the most stringent power requirements: the low standby power ͑LSTP͒ development path. A principal conclusion is that the leakage current and switching energies of the spin transistor can be made significantly smaller than those of current and future LSTP CMOS transistors, including those scheduled for introduction on the semiconductor roadmap 11 in 2018. This superior performance is tied to fundamental aspects of spin-based switching in an individual device. Some essential challenges that need to be overcome in order to achieve this level of performance in a spin transistor are also identified.
In order to make a direct comparison at the individual transistor level, a spin transistor design is considered whose source, drain, and gate contacts are in local equilibrium. Thus the spin transistor cannot pass on a quantummechanically coherent current to the next transistor in a circuit, such as would be the case, e.g., if the next transistor in the circuit used the spin polarization of the drain current of the previous transistor. A circuit using more general designs might perform better than would be predicted based on individual transistor performance.
The role of the barrier to current flow differs qualitatively in the two FET designs. Shown in Fig. 1͑a͒ is a schematic of the "off" and the "on" positions of the barrier in a MOSFET. The electrons attempt to move from left to right ͑in a MOSFET this barrier is between the source and the drain͒ through a channel which is either insulating ͑off͒ or conducting ͑on͒. The height of the barrier, V th , is controlled by a gate. For LSTP CMOS the barrier is designed to be at least 400 mV high, corresponding to ϳ16k B T at room temperature, where k B is Boltzmann's constant and T is the temperature. This is the minimum barrier height to reduce the ratio of the thermally excited current over the barrier in the off state to the current in the on state to ϳ10 ergy is C g V th 2 /2 ͑half the power-delay product 11 ͒, and the switching time is proportional to C g , as
where ⑀ 0 is the permittivity of vacuum, ⑀ r is the relative dielectric constant of the region of gate voltage drop, and d is the thickness of that region. If C g is too low the barrier becomes thin enough that carriers can tunnel through it and the leakage current rises, but if C g is too high the switching time is long and the switching energy is high. The spin transistor design considered here is based on the spin-dependent barrier shown in Fig. 1͑b͒ . A high, thick barrier is present for one spin orientation ͑shown as spin up in the figure͒, and no barrier is present for the other spin orientation ͑shown as spin down͒. Such a spin-dependent barrier may be realized, for example, using a half-metallic ferromagnetic contact 13 or a spin-selective resonant tunneling diode. 8, [14] [15] [16] [17] If the carriers attempting to move through the barrier are entirely polarized spin up then they cannot move through the barrier. If the carriers are polarized spin down, or are a mixture of spin up and spin down, then carriers can move through the barrier with ease. Switching the transistor from on to off consists of switching the carrier orientation from fully polarized spin up to unpolarized with a gate field. As switching the transistor does not involve raising and lowering a barrier, the barrier for spin-up carriers can be much higher than 400 mV and can be thick, without negative consequences for the on-off ratio or the leakage current. CMOS's tradeoff between dynamic and static power dissipation, which represents a central roadblock to scaling, 9-11 is therefore eliminated in the spin transistor.
Such a barrier can generate gain when it is used in a transistor geometry, 8 as shown in Fig. 2 . This spin transistor has very different performance characteristics from MOSFETs. Two oppositely aligned spin-selective barriers are placed in series, so without any spin flip in the channel, Fig. 2͑a͒ , no source-drain current flows. No significant leakage current comes from tunneling through the barriers of the spin transistor, so the leakage current in the off state originates principally from spin-flip processes. These can occur in the barrier between the source and the channel, in the channel itself, or in the barrier between the channel and the drain. As the channel is the largest region we would expect channel spin relaxation processes to dominate the leakage current when the device is off. When spin flip in the channel is rapid, Fig. 2͑b͒ , more source-drain current flows. For a quantum well channel the current from spin relaxation processes,
where I SD is the source-drain current, e is the electron charge, n is the two-dimensional electron density in the channel, transit is the carrier transit time through the device, and T 1 is the longitudinal relaxation time of the magnetization ͑half the spin-flip time for individual carriers͒. For T 1 ӷ transit Eq. ͑2͒ becomes I SD = Aen /2T 1 , and the transistor's on-off ratio is the ratio of T 1 in the off state to T 1 in the on state ͑independent of C g ͒. Spin relaxation in the quantum well is controlled by the gate electric field E, and T 1 −1 is proportional to E 2 . In the absence of an applied electric field T 1 −1 in ͑110͒ zinc blende quantum wells is long. 18, 19 The dominant relaxation mechanism in zinc blende quantum wells, precessional decoherence, does not contribute, leaving residual spin relaxation from stray electric fields, from spin-flip scattering processes, and from nuclear interactions. Although the limits of these mechanisms are not well known, T 1 's in excess of 100 ns have been observed in GaAs, and we take a T 1 of 1 s, corresponding to stray electric fields of 200 V / cm ͑or drift velocities of ϳ10 7 cm/ s͒ in the structure of Ref. 8 . The lower limit of the spin lifetime achievable by electric-field tuning is also not known, although tuned times shorter than 10 ps have been achieved. 20 The spin lifetime desired for the on state ͑here assumed to be 10 ps͒ determines the electric field in the on state E on . The threshold voltage is then
where D is the channel quantum well thickness. Although in CMOS FETs V th depends indirectly on C g , no such connection between V th and C g is apparent for the spin transistor, Eq. ͑1͒'s d is the quantum well thickness D. Gate switching speeds are determined by the time required to charge the capacitor on the next transistor ͑intrinsic switching delay͒, hence switch = V th C g / ͑I SD,sat ͒. For the spin transistor both C g and I SD,sat are proportional to the channel area, and V th is independent of it, therefore switch for a fixed on-off ratio is independent of the channel area and switch = 2E on T 1,on ⑀ 0 ⑀ sc /en. ͑4͒
The power-delay product for a fixed on-off ratio, C g V th 2 , shrinks proportionally as the area shrinks, as does the sourcedrain leakage current in the off state. Independent of specific designs these scaling features can be summarized as a switch and on-off ratio independent of device area, and a power dissipation from both dynamic sources ͑switching energy͒ and static sources ͑leakage current͒ that is proportional to device area. These very different scaling relations from MOSFETs imply that the performance of spin-based transistors will improve as they become smaller.
Although the scaling relationships indicate that a sufficiently small spin transistor can be superior to a MOSFET, a comparison with a specific design ͑such as that of Ref. 8͒ provides a current benchmark. In Ref. 8 a doping level of n =2ϫ 10 11 cm −2 in the channel was chosen, but a factor of 10 larger doping still permits the spin filtering into and out of the channel to be efficient. The comparison here will use n =2ϫ 10 12 cm −2 . An applied electric field of 50 kV/ cm across a 200 Å InAs/ AlSb quantum well reduces the T 1 to 10 ps, corresponding to V th = 100 mV, compared with a projected value of 400 mV for LSTP CMOS in 2018. The lower V th for the spin transistor is an indication of the small energies required to relax spins. A 1 meV spin splitting can cause a spin to completely reorient by precession in only 1 ps. A V th Ϸ 100 mV is needed only because spin relaxation occurs indirectly from the gate electric field through the spin-orbit interaction.
To evaluate the dynamic power dissipation ͑determined by the power-delay product͒ a channel area must be chosen. For a gate length of 10 nm and width of 1 m, C g =5 ϫ 10
−17 F ͑five times lower than a 2018 LSTP CMOS ͑Ref. 11͒ transistor of the same gate length and width͒ and the power-delay product is 5 ϫ 10 −19 J, compared to the 500 times larger value for a 2018 LSTP CMOS transistor. Figure 3 shows I SD -V curves for spin transistors with differing channel lengths and reflects the scaling behavior of the static power dissipation. Figure 3͑a͒ shows that, as the channel length is reduced from 100 to 10 nm, I SD,off is reduced correspondingly. Figure 3͑b͒ shows the dependence of I SD,off on the channel length, indicating that as the channel is made shorter the leakage decreases. CMOS FETs, in contrast, have increasing I SD,off 's as the channel length is decreased. Compared with 2018 CMOS, with 100 pA/ m leakage currents, the spin transistor will have a smaller I SD,off for channel lengths smaller than 60 nm. For the 10 nm long structure described above I SD,off is six times smaller, leading to six times less static power dissipation.
The above quantities predict a switch , from Eq. ͑4͒, of 3 ps, independent of the channel length or width. This switching time is longer than the 2018 LSTP CMOS value of 0.3 ps. A summary of the compared quantities in Table I indicates that the spin transistor compares favorably with 2018 LSTP CMOS for all properties except the switching time. One strategy for reducing the switching time would be to increase the threshold voltage ͑which, however, also increases the gate switching energy͒. A better approach may be to use a material with a larger spin-orbit interaction strength ͑such as InSb or an InAs/ GaSb superlattice͒.
An in-depth comparison of a spin transistor design with CMOS design goals for 2018 indicates that, due to their reliance on spin-based switching, the spin transistors can be expected to have superior dynamic and static power dissipation properties. Switching times in a particular spin transistor design ͑Ref. 8͒ are longer than those of 2018 CMOS, but can be reduced by increasing the channel doping. The superior switching time of 2018 CMOS is predicated on the ability to achieve 10 7 on-off ratios in devices with the above characteristics, whereas the estimated spin transistor on-off ratio is 10 5 . Increasing the on-off ratio to 10 7 in spin transistors by lengthening the off T 1 would require room-temperature spin lifetimes ϳ100 s. Although spin lifetimes in excess of 1 ms have been measured in quantum dots at low temperature, 21 achieving such lifetimes at room temperature may be very challenging. Our results rely on the development of suitable spin-dependent barrier contacts. 8, [13] [14] [15] [16] [17] The 2018 semiconductor roadmap numbers, however, all correspond to goals with no known solution at the present time. 
